Makefile: let variables be defined on Make line
If a variable is defined as in 'make CC=gcc-10', then that definition overrides anything other definition in the Makefile.
Loading
Please register or sign in to comment
If a variable is defined as in 'make CC=gcc-10', then that definition overrides anything other definition in the Makefile.